EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

BEST AVAILABLE COPY

PUBLICATION NUMBER

04368133

PUBLICATION DATE

21-12-92

APPLICATION DATE

14-06-91

APPLICATION NUMBER

03170757

APPLICANT: MITSUBISHI ELECTRIC CORP:

INVENTOR: KIRITA TOMOYUKI;

INT.CL.


H01L 21/336 H01L 29/784 H01L 21/265


H01L 21/302


TITLE


SEMICONDUCTOR DEVICE AND

MANUFACTURE THEREOF









ABSTRACT :

PURPOSE: To improve controllabilty of the shape of a gate electrode, by forming a dug part of a semiconductor substrate in a self-alignment manner with an upper gate electrode, forming a diffusion layer of low impurity concentration on the side surface of the substrate dug vertically to the semiconductor substrate, and forming a diffusion layer of high impurity concentration on the bottom surface of the dug substrate.

CONSTITUTION: Phosphorus ions as impurity ions 5 are implanted to be about 1×10¹³/cm, obliquely to the main surface of a substrate 1. Thereby a region 6 of low impurity concentration region is formed the side wall and the bottom of the dug substrate 1 to the inside of the substrate 1. The depth of the region 6 is about 0.1 µm, and the impurity concentration is about 10¹⁸-10¹⁹cm⁻¹³.

Phosphorus ions as impurity ions 7 are implanted to be about 6×10¹⁵/cm, vertically to the main surface of the substrate 1. Thereby a region 8 of high impurity concentration is formed from the bottom of the dug substrate 1 to the inside of the substrate. The depth of the region 8 is 0.3μm, and the impurity concentration is 1-2×10²⁰/cm⁻³. Hence controllabity of the shapr of a gate

elecxtrode is excellent, and resistance value of the gate electrode is not increased.

COPYRIGHT: (C)1992,JPO&Japio